Datasheet claims 1uA from Vbatt, 50uA from Vdd in sleep mode, 1uA (by cell) from Vcell and another uA leakage (by cell) from balance pin.
It seems it draws current uniformally from the battery pack, not just one or two cells.
*Theorycally*, a pretty good IC, I'd like to test it, but Intersil has...